FutureHorizons

FH MONDAY

4 November 2019



Future Horizons Ltd, • 44 Bethel Road • Sevenoaks • Kent TN13 3UE • England Tel: +44 1732 740440 • Fax: +44 1732 740442 e-mail: <u>mail@futurehorizons.com</u>• <u>http://www.futurehorizons.com/</u> Affiliates in Europe, India, Israel, Japan, Russian, San Jose California, USA

India's LPWAN Network Grows to Meet Smart City Demand

India is on its way to implementing its government's mission of enabling 100 smart cities in the country and is reported to be considering the second phase of its program, Smart City Mission 2.0, to enable 4,000 smart villages, towns and cities.

This requires plenty of investment in both networks and the ecosystem, from chips and devices all the way to applications and services. We got a snapshot of this at the LoRaWAN Live conference in New Delhi last week, where we heard about implementations of everything from smart water metering and smart agriculture to smart parking. Under the theme, 'smart tech for a smart sustainable planet', players in the ecosystem highlighted some of their projects and challenges.

Silicon III-V Chips Needed to Enable 5G Devices

In most current devices, silicon-based CMOS chips are used for computing. Silicon in advanced communications systems is driven to its limits — limits that translate into thermal problems. This is why the current 5G mobile devices on the market become very hot during use and turn off after a short time.

Various organizations, including IBM, the Hong Kong University of Science & Technology, and MIT, have been experimenting with integrating silicon with compound semiconductors to get around such problems.

The electronic devices of the near future will have to contain sensors and transmit data wirelessly to a control center (possibly communicating over a 5G network). This means that they will have to combine RF, low operating power, and a small form factor. A clean and promising approach to achieve all these objectives is to create single chips that combine the capabilities of silicon CMOS with III-V semiconductors.

TSMC Boosts Capital Expenditures on 5G Demand

The company, which said demand has soared for 7 nm, boosted its 2019 capex by half from an original target of about \$10 billion. Approximately \$1.5 billion of the new budget is allocated for increased production of 7 nm chips and \$2.5 billion is allocated for 5 nm, which is slated for commercial production in the first half of 2020.

TSMC will "probably" increase its 2020 capex from this year's level, according to TSMC CEO C.C. Wei. The company typically waits until the first of each year to forecast its capex for the 12-month period.

Amid the ongoing trade war between the U.S. and China, TSMC appears to be one of the few chipmakers seeing increased demand in China from customers such as Huawei. TSMC said that more than 100 of its over 400 customers are now companies in China.

European Project Builds 3DIC Exascale Compute Node

The European ExaNoDe project has built what it claims is a groundbreaking compute node prototype paving the way to exascale. It combines a 3DIC with multi-chip-module integration technologies, heterogeneous compute elements with Arm cores and FPGA acceleration, and the UNIMEM memory system, powered by a high-performance, high-productivity software stack.

The ExaNoDe prototype uses 28nm chiplets stacked on a silicon interposer. Detailed modelling and simulation has shown that a realization using state-of-the-art 7nm Arm-core based chiplets with silicon interposer and HBM2 would be a modular, cost-effective and energy efficient avenue to achieve multi-teraflops heterogeneous compute nodes. The project coordinator, Denis Dutoit, a research engineer at CEA-Leti, said, "Affordability and power consumption are the main hurdles for an exascale-class compute node. In the ExaNoDe project, we have built a complete prototype that integrates multiple core technologies: a 3D active interposer with chiplets, Arm cores with FPGA acceleration, a global address space, high-performance and productive programming environment, which will enable European technology to satisfy the requirements of exascale HPC."

Micron Claims Fastest SSD; Buys AI Startup

Micron Technology introduced what it claims is the world's fastest solid state drive (SSD), and also announced the acquisition of FWDNXT (pronounced "forward next"), a startup that specializes in neural networking with a product lineup that includes a series of inference engine modules based on Xilinx FPGAs.

The announcements were made at the Micron Insight conference held at Pier 27 in San Francisco. The conference focused on how to accelerate intelligent systems by improving data access and analysis speed in edge devices.

Micron CEO Sanjay Mehrotra said in his opening remarks at the conference that the company shipped 6 million wafers (including DRAM/3D XPoint/NAND) in fiscal year 2019, which translates into roughly 3 billion solutions for game systems, mobile phones, Internet of things applications, smart factories, and more.